A 14-core parallel run is used in this case. You can change the number of cores by editing the system/decomposeParDict script.

This project provides a hands-on guide for creating and validating a minimal, OBI-compliant master using simple SystemVerilog ports. All modules are tested against the official PULP OBI standard ...